

— APPENDIX B —

# MEMORY MAP

## Usage

The information in this appendix provides a useful reference to the memory locations of the Atari computer series. While most documented locations have stayed backwardly compatible, some have changed in meaning. Software programmers directly accessing these locations should carefully consider the possibility that a location may move or not even exist in a newer version of the OS. For this reason many OS functions exist to manipulate system variables, vectors, interrupts, and devices. These should always be used, if possible, as an alternative to directly accessing hardware registers, vectors, interrupts, and variables.

### WARNING!

In addition to those considerations mentioned above, directly accessing hardware registers can cause damage to hardware if not done correctly. In particular, improper use of the Falcon030 video registers could damage an attached monitor. Likewise, use of the floppy and hard drive registers can cause data loss and drive damage. For these reasons, it is strongly recommended that you avoid using hardware registers when possible, and when otherwise unavoidable, they should be used with extreme care.

### Memory Map Conventions

For each Atari computer that a specific hardware location is valid for, the appropriate box will be shaded. Following is a key to several abbreviations and concepts used in this guide:

<b>BYTE</b>	Occupies one byte (8 bits).
<b>WORD</b>	Occupies one <b>WORD</b> (16 bits).
<b>LONG</b>	Occupies one longword (32 bits).
<b>OW</b>	Occupies the odd <b>WORD</b> of a <b>LONG</b> .
<b>EW</b>	Occupies the even <b>WORD</b> of a <b>LONG</b> .
<b>OB</b>	Occupies the odd <b>BYTE</b> of a <b>WORD</b> .
<b>EB</b>	Occupies the even <b>BYTE</b> of the <b>WORD</b> .
ROM	Location is Read-Only Memory
RAM	Location is Read-Write Memory
I/O	Location is hardware-mapped
VME	Location addresses VME address space
N/A	Not applicable
RO	Read-only location
WO	Write-only location
RW	Read-write location
RSVD	Reserved
Unassigned	Either not assigned or undocumented (hardware developers should always consult Atari before mapping a third-party device to a hardware location).

## B.4 – Memory Map

Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T 0 3 0	F a i l c o n 0 3 0	Type	Meaning
-------------	------	--------	----------------------------	-------------	---------------------------------	------------------	--	------	---------

System Boot Variables									
0x00000000	LONG							ROM	Reset: Supervisor Stack Pointer
0x00000004	LONG							ROM	Reset: Program Counter
68x00 Exception Vectors									
0x00000008	LONG							RAM	Bus Error Vector
0x0000000C	LONG							RAM	Address Error Vector
0x00000010	LONG							RAM	Illegal Instruction Error Vector
0x00000014	LONG							RAM	Divide by 0 Error Vector
0x00000018	LONG							RAM	CHK Instruction Exception Vector
0x0000001C	LONG							RAM	TRAPV, FTRAPcc, TRAPcc, cpTRAPcc Instruction Exception Vector
0x00000020	LONG							RAM	Privilege Violation Exception Vector
0x00000024	LONG							RAM	Trace Exception Vector
0x00000028	LONG							RAM	Line-A Exception Vector
0x0000002C	LONG							RAM	Line-F Exception Vector
0x00000030	LONG							RAM	Reserved by Motorola
0x00000034	LONG							RAM	Coprocessor Protocol Violation Vector
0x00000038	LONG							RAM	Format Error Vector
0x0000003C	LONG							RAM	Uninitialized Interrupt Vector
0x00000040 – 0x0000005C	LONG							RAM	Reserved by Motorola
0x00000060	LONG							RAM	Spurious Interrupt Vector (taken when an interrupt occurs during Bus Error handling)
Auto-Vector Interrupts									
0x00000064	LONG							RAM	Level 1 Auto-Vector Interrupt (used if Hblank is enabled)
0x00000068	LONG							RAM	Level 2 Auto-Vector Interrupt (Hblank)
0x0000006C	LONG							RAM	Level 3 Auto-Vector Interrupt (Normal processor interrupt level)
0x00000070	LONG							RAM	Level 4 Auto-Vector Interrupt (Vblank)
0x00000074	LONG							RAM	Level 5 Auto-Vector Interrupt (currently unused)
0x00000078	LONG							RAM	Level 6 Auto-Vector Interrupt (MFP Interrupts)
0x0000007C	LONG							RAM	Level 7 Auto-Vector Interrupt (Non-maskable)
TRAP Exception Vectors									
0x00000080	LONG							RAM	TRAP #0 Handler (Currently Unused)
0x00000084	LONG							RAM	TRAP #1 Handler ( <b>GEMDOS</b> )
0x00000088	LONG							RAM	TRAP #2 Handler ( <b>AES</b> and <b>VDI</b> )

## 68881 Co-processor Exception Vectors – B.5

Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T T 0 3 0	F a l c o n 0 3 0	Type	Meaning
-------------	------	--------	----------------------------	-------------	---------------------------------	-----------------------	---	------	---------

0x0000008C	LONG							RAM	TRAP #3 Handler (Currently Unused)
0x00000090	LONG							RAM	TRAP #4 Handler (Currently Unused)
0x00000094	LONG							RAM	TRAP #5 Handler (Currently Unused)
0x00000098	LONG							RAM	TRAP #6 Handler (Currently Unused)
0x0000009C	LONG							RAM	TRAP #7 Handler (Currently Unused)
0x000000A0	LONG							RAM	TRAP #8 Handler (Currently Unused)
0x000000A4	LONG							RAM	TRAP #9 Handler (Currently Unused)
0x000000A8	LONG							RAM	TRAP #10 Handler (Currently Unused)
0x000000AC	LONG							RAM	TRAP #11 Handler (Currently Unused)
0x000000B0	LONG							RAM	TRAP #12 Handler (Currently Unused)
0x000000B4	LONG							RAM	TRAP #13 Handler (BIOS)
0x000000B8	LONG							RAM	TRAP #14 Handler (XBIOS)
0x000000BC	LONG							RAM	TRAP #15 Handler (Currently Unused)

### 68881 Co-processor Exception Vectors

0x000000C0	LONG							RAM	FPCP Branch or Set on Unordered Condition Vector
0x000000C4	LONG							RAM	FPCP Inexact Result Vector
0x000000C8	LONG							RAM	FPCP Floating-Point Divide by Zero Vector
0x000000CC	LONG							RAM	FPCP Underflow Vector
0x000000D0	LONG							RAM	FPCP Operand Error Vector
0x000000D4	LONG							RAM	FPCP Overflow Vector
0x000000D8	LONG							RAM	FPCP Signaling NAN Vector
0x000000DC	LONG							RAM	Unassigned

### 68851 MMU Exception Vectors

0x000000E0	LONG							RAM	MMU Configuration Error Vector
0x000000E4	LONG							RAM	MMU Illegal Operation Vector
0x000000E8	LONG							RAM	MMU Access Violation Vector
0x000000EC – 0x000000FC	LONG							RAM	Reserved by Motorola

### Multi-Function Peripheral Port Vectors

0x00000100	LONG							RAM	MFP #0: Parallel-Port Interrupt Vector
0x00000104	LONG							RAM	MFP #1: RS-232 Carrier Detect Vector (On a Falcon030, this MFP interrupt is connected to the parallel port 'Acknowledge' signal, not the RS-232 port.)
0x00000108	LONG							RAM	MFP #2: RS-232 Clear to Send Vector
0x0000010C	LONG							RAM	MFP #3: BLITTER Operation Complete (when hardware BLITTER is present)

## B.6 – Memory Map

Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T 0 3 0	F a l c o n 0 3 0	Type	Meaning
-------------	------	--------	----------------------------	-------------	---------------------------------	------------------	---	------	---------

0x00000110	LONG							RAM	Timer D: RS-232 Baud Rate Generator
0x00000114	LONG							RAM	Timer C: 200 Hz System Clock
0x00000118	LONG							RAM	MFP #4: Keyboard/MIDI (6850 processor)
0x0000011C	LONG							RAM	MFP #5: Floppy/Hard Disk Controller
0x00000120	LONG							RAM	Timer B: Horizontal Blank Counter
0x00000124	LONG							RAM	RS-232 Transmit Error Interrupt
0x00000128	LONG							RAM	RS-232 Transmit Buffer Error Interrupt
0x0000012C	LONG							RAM	RS-232 Receive Error Interrupt
0x00000130	LONG							RAM	RS-232 Receive Buffer Full Interrupt
0x00000134	LONG							RAM	Timer A: DMA Sound Complete
0x00000138	LONG							RAM	MFP #6: RS-232 Ring Indicator (On a Falcon030, this is the only Serial port vector that remains part of the MFP. All other Serial port functions have been transferred to the SCC.)
0x0000013C	LONG							RAM	MFP #7: Monochrome Monitor Detect
<b>Multi-Function Peripheral Port Vectors (TT)</b>									
0x00000140	LONG							RAM	MFP #0: General Purpose I/O Pin
0x00000144	LONG							RAM	MFP #1: General Purpose I/O Pin
0x00000148	LONG							RAM	MFP #2: SCC DMAC Interrupt
0x0000014C	LONG							RAM	MFP #3: RS-232 Ring Indicator
0x00000150	LONG							RAM	Timer D: RS-232 Baud Rate Generator
0x00000154	LONG							RAM	Timer C: SCC TRxCB
0x00000158	LONG							RAM	MFP #4: Reserved
0x0000015C	LONG							RAM	MFP #5: SCSI DMAC Interrupt
0x00000160	LONG							RAM	Timer B: Unassigned
0x00000164	LONG							RAM	RS-232 Transmit Error Interrupt
0x00000168	LONG							RAM	RS-232 Transmit Buffer Error Interrupt
0x0000016C	LONG							RAM	RS-232 Receive Error Interrupt
0x00000170	LONG							RAM	RS-232 Receive Buffer Error Interrupt
0x00000174	LONG							RAM	Timer A: Reserved
0x00000178	LONG							RAM	MFP #6: RTC IRQ
0x0000017C	LONG							RAM	MFP #7: SCSI Controller IRQ
<b>Zilog 85C30 (SCC) Interrupt Vectors</b>									
0x00000180	LONG							RAM	SCC Port B Transmit Buffer Empty Vector
0x00000184	LONG							RAM	Unused
0x00000188	LONG							RAM	SCC Port B External Status Change Vector
0x0000018C	LONG							RAM	Unused

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	g	0	l		
		S	a	S	a	3	c		
		T	S	T	S	0	o		
			T			0	n		
						3	o		
						0			

0x00000190	LONG							RAM	SCC Port B Receive Character Available Vector
0x00000194	LONG							RAM	Unused
0x00000198	LONG							RAM	SCC Port B Special Receive Condition Vector
0x0000019C	LONG							RAM	Unused
0x000001A0	LONG							RAM	SCC Port A Transmit Buffer Empty Vector
0x000001A4	LONG							RAM	Unused
0x000001A8	LONG							RAM	SCC Port A External Status Change Vector
0x000001AC	LONG							RAM	Unused
0x000001B0	LONG							RAM	SCC Port A Receive Character Available Vector
0x000001B4	LONG							RAM	Unused
0x000001B8	LONG							RAM	SCC Port A Special Receive Condition Vector
0x000001BC	LONG							RAM	Unused
0x000001C0 – 0x0000037F	N/A							RAM	Undefined

**Processor State Save Area**

0x00000380	LONG							RAM	<i>proc_lives</i> : If, after a system failure, the operating system is able to save the processor state in the following variables, this value will be 0x12345678.
0x00000384	LONG							RAM	<i>proc_dregs</i> : The contents of registers D0 through D7 are stored here.
0x000003A4	LONG							RAM	<i>proc_aregs</i> : The contents of registers A0 through A7 are stored here.
0x000003C4	LONG							RAM	<i>proc_pc</i> : The first byte of this longword indicates the exception number that occurred.
0x000003C8	LONG							RAM	<i>proc_usp</i> : The user stack pointer (USP) is saved here.
0x000003CC – 0x000003EA	WORD							RAM	<i>proc_stk</i> : The top 16 <b>WORDS</b> of the supervisor stack are saved here.
0x000003EC – 0x000003FF	N/A							RAM	Unassigned

**System Vectors**

0x00000400	LONG							RAM	<i>etv_timer</i> : System Timer Handoff Vector (see <b>GEMDOS</b> )
0x00000404	LONG							RAM	<i>etv_critic</i> : Critical Error Handoff Vector (see <b>GEMDOS</b> )
0x00000408	LONG							RAM	<i>etv_term</i> : Process Termination Handler (see <b>GEMDOS</b> )
0x0000040C – 0x0000041C	LONG							RAM	Reserved for future vectors.

## B.8 – Memory Map

Location(s)	Size	ST	Me	ST	Me	TT	TT	TT	TT	TT	TT	TT	TT	TT	TT	TT	TT	TT	Type	Meaning
-------------	------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	------	---------

System Variables																														
0x00000420	LONG																		RAM	<i>memvalid</i> : If this variable is equal to \$752019F3 and the value at <i>memval2</i> (\$43A) is also correct, then the last coldstart was successful and <i>memcntl</i> (\$424) is valid. As of <b>TOS</b> 1.02 <i>memval3</i> (\$51A) must also be correct.										
0x00000424	WORD																		RAM	<i>memcntl</i> : Bits 11–8 of this <b>WORD</b> contains the memory controller state.										
0x00000426	LONG																		RAM	<i>resvalid</i> : If this location contains the magic number \$31415926 then the system will jump through <i>resvector</i> (below) on a system reset.										
0x0000042A	LONG																		RAM	<i>resvector</i> : If the magic number in <i>resvalid</i> is set properly, this vector will be jumped through on a system reset with the return address placed in A6.										
0x0000042E	LONG																		RAM	<i>phystop</i> : Physical top of ST compatible RAM.										
0x00000432	LONG																		RAM	<i>_membot</i> : This value points to the lowest memory location available for the system heap. This value is used to initialize <b>GEMDOS</b> free memory.										
0x00000436	LONG																		RAM	<i>_memtop</i> : This value points to the highest memory location available for the system heap. This value is used to initialize <b>GEMDOS</b> free memory.										
0x0000043A	LONG																		RAM	<i>memval2</i> : This value will equal \$237698AA if coldstart was successful. See <i>memvalid</i> (\$420).										
0x0000043E	WORD																		RAM	<i>flock</i> : This variable should be set to non-zero prior to accessing the DMA registers to prevent the system or other processes from attempting DMA concurrently.										
0x00000440	WORD																		RAM	<i>seekrate</i> : This variable sets the floppy drive seek rate for both floppy drives as follows:  <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Value</th> <th>Seek Rate</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>6 ms</td> </tr> <tr> <td>1</td> <td>12 ms</td> </tr> <tr> <td>2</td> <td>2 ms</td> </tr> <tr> <td>3</td> <td>3 ms (default)</td> </tr> </tbody> </table>	Value	Seek Rate	0	6 ms	1	12 ms	2	2 ms	3	3 ms (default)
Value	Seek Rate																													
0	6 ms																													
1	12 ms																													
2	2 ms																													
3	3 ms (default)																													
0x00000442	WORD																		RAM	<i>_timr_ms</i> : This value indicates the time between system timer ticks in milliseconds. Current machines have the value of 20 (0x14) equating to 50 timer updates per second. This value is returned by the <b>BIOS</b> function <b>Tickcal()</b> and is placed on the stack prior to jumping through the timer handoff vector (\$400).										

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	g	0	l		
		S	a	T	a	3	c		
		T	S	e	S	0	o		
			T		T	0	3		
						0	0		
						3	0		

0x00000444	WORD							RAM	<i>_verify</i> : When non-zero, all floppy writes are verified, otherwise, no verification is done.
0x00000446	WORD							RAM	<i>_bootdev</i> : This value represents the device from which the system was booted (0 = A:, 1 = B:, etc.)
0x00000448	WORD							RAM	<i>palmode</i> : A value of 0 indicates that NTSC video is being used, otherwise, PAL is being used.
0x0000044A	WORD							RAM	<i>defshftmd</i> : This value indicates the default video shifter mode.
0x0000044C	WORD							RAM	<i>sshftmd</i> : This value is a copy of the hardware register at 0x00FF8260 which indicates the current ST shifter mode.
0x0000044E	LONG							RAM	<i>_v_bas_ad</i> : This indicates the starting address of the logical screen. Prior to <b>TOS</b> 1.06, this address needed to be aligned on a 256 byte boundary. As of <b>TOS</b> 1.06, it may be <b>WORD</b> aligned.
0x00000452	WORD							RAM	<i>vblsem</i> : A value of 0 here disables all vertical blank processing while a value of 1 enables it.
0x00000454	WORD							RAM	<i>nvbls</i> : This value indicates the number of slots in the deferred vertical blank handler list. If all table slots are full and your application needs to install a handler, it may allocate a new, larger list, update this value and the pointer below.
0x00000456	LONG							RAM	<i>_vblqueue</i> : This is a pointer to a list of pointers to the deferred vertical blank handlers. Each pointer in the list pointed to by this variable which contains a value other than 0 is 'JSR'ed through at each vertical blank. This occurs 50 times per second on PAL color monitors, 60 times per second on NTSC color monitors and 70 times per second on all monochrome monitors.
0x0000045A	LONG							RAM	<i>colorptr</i> : If this value is non-zero then at the next vertical blank, the 16 color registers pointed to by this value will be loaded into the hardware registers.
0x0000045E	LONG							RAM	<i>screenpt</i> : If this value is non-zero then at the next vertical blank, the value stored here will be loaded into the hardware register which points to the base of the physical screen.
0x00000462	LONG							RAM	<i>_vbclock</i> : This value indicates the number of vertical blanks that have been processed since the last reset.



## B.10 – Memory Map

Location(s)	Size	S T	M e g a  S T	S T e	M e g a  S T e	T 0 3 0	F a i l c o n 0 3 0	Type	Meaning
0x00000466	LONG							RAM	<i>_frlock</i> : This value indicates the number of vertical blanks regardless of whether they were processed or not (blocked by <i>vbsem</i> ).
0x0000046A	LONG							RAM	<i>hdv_init</i> : This value points the hard disk initialization routine or is 0 to indicate that no hard disk is installed.
0x0000046E	LONG							RAM	<i>swv_vec</i> : The vector pointed to by this routine is called when the system detects a change in monitors (normally this points to the reset handler).
0x00000472	LONG							RAM	<i>hdv_bpb</i> : This vector is used when <b>Getbpb()</b> is called. A value of 0 indicates that no hard disk is attached.  Applications installing themselves here should expect parameters to be located on the stack as they would be for the actual function call beginning at 4(sp). If the installed process services the call it should RTS, otherwise, leaving the stack intact, should JMP through the old vector value.
0x00000476	LONG							RAM	<i>hdv_rw</i> : This vector is used when <b>Rwabs()</b> is called. A value of 0 here indicates that no hard disk is attached.  Applications installing themselves here should expect parameters to be located on the stack as they would be for the actual function call beginning at 4(sp). If the installed process services the call it should RTS, otherwise, leaving the stack intact, should JMP through the old vector value.
0x0000047A	LONG							RAM	<i>hdv_boot</i> : This vector is JSR'ed through to boot from the hard disk. A value of 0 here indicates that no hard disk is attached. If the installed process services the call it should RTS, otherwise, leaving the stack intact, should JMP through the old vector value.
0x0000047E	LONG							RAM	<i>hdv_mediach</i> : This vector is used when <b>Mediach()</b> is called. A value of 0 here indicates that no hard disk is attached.  Applications installing themselves here should expect parameters to be located on the stack as they would be for the actual function call beginning at 4(sp). If the installed process services the call it should RTS, otherwise, leaving the stack intact, should JMP through the old vector value.

Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T T 0 3 0	F a i l c o n 0 3 0	Type	Meaning
-------------	------	--------	----------------------------	-------------	---------------------------------	-----------------------	--	------	---------

0x00000482	WORD							RAM	<i>_cmdload</i> : During boot if this location contains a non-zero value, the system will attempt to load "COMMAND.PRG" from the boot device rather than initializing the <b>GEM</b> Desktop.										
0x00000484	BYTE							RAM	<i>conterm</i> : This location contains a bit array which determine several system attributes as follows:  <table border="0"> <thead> <tr> <th>Bit</th> <th>Meaning if Set</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Enable key-click</td> </tr> <tr> <td>1</td> <td>Enable key repeat</td> </tr> <tr> <td>2</td> <td>Enable system bell</td> </tr> <tr> <td>3</td> <td>Cause <b>Bconin()</b> to return shift status</td> </tr> </tbody> </table>	Bit	Meaning if Set	0	Enable key-click	1	Enable key repeat	2	Enable system bell	3	Cause <b>Bconin()</b> to return shift status
Bit	Meaning if Set																		
0	Enable key-click																		
1	Enable key repeat																		
2	Enable system bell																		
3	Cause <b>Bconin()</b> to return shift status																		
0x00000485	BYTE							RAM	Reserved										
0x00000486	LONG							RAM	<i>trp14ret</i> : This value is used by Trap #14 OS code to store the return address.										
0x0000048A	LONG							RAM	<i>criticret</i> : This value is used by <i>etv_critic</i> handling code to store the return address.										
0x0000048E – 0x0000049D	BYTE							RAM	<i>themd</i> : This is the <b>MD</b> (Memory Descriptor structure) initialized by the <b>BIOS</b> at boot and returned by <b>Getmpb()</b> .										
0x0000049E	LONG							RAM	<i>_md</i> : This is a pointer to additional <b>MD</b> structures.										
0x000004A2	LONG							RAM	<i>savptr</i> : This is a pointer to the buffer which the <b>BIOS</b> uses to save internal registers.										
0x000004A6	WORD							RAM	<i>_nflops</i> : This value indicates the number of floppy drives currently connected to the system.										
0x000004A8	LONG							RAM	<i>con_state</i> : This is a vector to internal console output routines which is set to various VT-52 ESC functions.										
0x000004AC	WORD							RAM	<i>save_row</i> : This value contains the row number of the cursor temporarily when using the ESC-Y VT-52 sequence.										
0x000004AE	LONG							RAM	<i>sav_ctxt</i> : This points to a temporary buffer where the processor context is saved.										
0x000004B2 – 0x000004B6	LONG							RAM	<i>_buff</i> : The first longword here points to a <b>BCB</b> (Buffer Control Block) used to store data sectors. The second longword points to a <b>BCB</b> which is used to store FAT and directory sectors.										
0x000004BA	LONG							RAM	<i>_hz_200</i> : This value is an ongoing counter for the internal 200Hz clock. It is used as a seed value for the <b>Random()</b> function.										

## B.12 – Memory Map

Location(s)	Size	S T	M e g a  S T	S T e	M e g a  S T e	T 0 3 0	F a i l c o n 0 3 0	Type	Meaning
-------------	------	--------	--------------------------------	-------------	-------------------------------------	------------------	--	------	---------

0x000004BE	<b>LONG</b>							RAM	<i>the_env</i> : This longword is the default environment string (four zeros).
0x000004C2	<b>LONG</b>							RAM	<i>_drvbits</i> : Each of 32 bits in this longword represents a drive connected to the system. Bit #0 is A, Bit #1 is B and so on. If at least one floppy is connected to the system, both floppy bits will always be set because of virtual swapping.
0x000004C6	<b>LONG</b>							RAM	<i>_diskbufp</i> : This variable points to a 1K disk operation buffer and is also used by some graphics functions.
0x000004CA	<b>LONG</b>							RAM	<i>_autopath</i> : This variable points to the <b>GEMDOS</b> path specification of the directory to load 'AUTO' folder programs from (may be <b>NULL</b> to indicate default).
0x000004CE – 0x000004EA	<b>LONG</b>							RAM	<i>_vbl_list</i> : This area is used by the system for the initial deferred vertical blank list.
0x000004EE	<b>WORD</b>							RAM	<i>_prt_cnt</i> : This value is used by the ALT-HELP screen dump code and is initialized to 0xFFFF. Each time ALT-HELP is pressed, this value is incremented. Custom screen dump code should check this value on entry and if 0 begin a screen dump, otherwise, abort the dump, reset the value to 0xFFFF and return.
0x000004F0	<b>WORD</b>							RAM	<i>_prtabt</i> : Flag is set to abort printing because of a timeout.

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	g	0	l		
		S	a	S	a	3	c		
		T	S	T	S	0	n		
			T	e	T	0	o		
						3	3		
						0	0		

0x000004F2	LONG							RAM	<p><code>_sysbase</code>: This value points to the beginning of the <b>TOS</b> operating system. The beginning of the OS contains a structure as follows:</p> <pre>typedef struct _osheader {     /* BRA to Reset Code */     UWORD os_entry;     /* TOS Version */     UWORD os_version;     /* Reset Code */     VOID *reseth;     /* Pointer to OSBASE */     struct _osheader *os_beg;     /* Pointer to OS end*/     VOID *os_end;     /* Reserved */     LONG os_rsv1;     /* Memory Usage PB */     GEM_MUPB *os_magic;     /* OS Date \$YYYYMMDD */     LONG os_date;     /* OS Conf. Bits */     UWORD os_conf;     /* DOS OS Date */     UWORD os_dosdate;      /* As of TOS 1.2 */      /* Base of OS Pool */     char **p_root;     /* Key. Shift State */     char **pkbshift;     /* Current process */     BASEPAGE **p_run;     /* Reserved */     char *p_rsv2; } OSHEADER;</pre>
0x000004F6	LONG							RAM	<p><code>_shell_p</code>: Normally not utilized, this vector allows a shell process to be installed which expects to be called with a pointer to a CLI-type command to be at 4(sp). If a command handler does not exist, this value will be <b>NULL</b>.</p>
0x000004FA	LONG							RAM	<p><code>end_os</code>: This value points to the end of RAM utilized by <b>TOS</b> (copied into <code>membot</code>).</p>

## B.14 – Memory Map

Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T 0 3 0	F a i l c o n 0 3 0	Type	Meaning
-------------	------	--------	----------------------------	-------------	---------------------------------	------------------	--	------	---------

0x000004FE	LONG							RAM	<i>exec_os</i> : This vector is jumped through when operating system initialization is complete (normally points to the Desktop/AES startup code).
0x00000502	LONG							RAM	<i>scr_dump</i> : The routine pointed to by this value is called each time the user pressed ALT-HELP.
0x00000506	LONG							RAM	<i>prv_1sto</i> : This vector is called to check the status of the 'PRN:' output device by the <b>Prtblk()</b> routine.
0x0000050A	LONG							RAM	<i>prv_1st</i> : This vector is called to output a byte to the 'PRN:' device by the <b>Prtblk()</b> routine..
0x0000050E	LONG							RAM	<i>prv_auxo</i> : This vector is called to check the status of the 'AUX:' output device by the <b>Prtblk()</b> routine.
0x00000512	LONG							RAM	<i>prv_aux</i> : This vector is called to output a byte to the 'AUX:' device by the <b>Prtblk()</b> routine.

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	a	0	l		
		S	a	S	S	3	c		
		T	S	T	T	0	n		
			T	e	e	3	0		
						0	3		
						0	0		

0x00000516	LONG							RAM	<p><i>pun_ptr</i>: This points to a structure used by AHDI as follows:</p> <pre> /* # supported drives */ #define MAXUNITS 16  typedef struct { /* Maximum # of drives  * supported by system,  * including floppies.  */ WORD puns; /* Bit 0-2 indicates  * the physical ACSI unit  * it resides on.  * Bit 7 = 0 indicates  * that the drive exists  */ BYTE pun[MAXUNITS]; /* Indicates offset in  * physical sectors (512  * bytes) to the start of  * partition.  */ LONG prt_start[MAXUNITS];  /* The following are  * only present as of  * AHDI 3.0. */  /* Cookie is \$41484449 */ LONG P_cookie; /* Points to P_cookie */ LONG *P_cookptr; /* Version of AHDI */ UWORD P_version; /* Size of the largest  * logical sector. */ UWORD P_max_sector; /* Reserved */ LONG reserved[MAXUNITS]; } PUN_INFO; </pre>
0x0000051A	LONG							RAM	<p><i>memval3</i>: Will equal \$5555AAAA if coldstart was successful. See <i>memvalid</i> (\$420).</p>



## B.16 – Memory Map

Location(s)	Size	ST	Mega	STe	Mega	STe	Falcon	Type	Meaning
0x0000051E – 0x0000053A	LONG							RAM	<i>xconst</i> : This location contains eight pointers to the <b>BIOS Bconstat()</b> functions for eight <b>BIOS</b> devices.
0x0000053E – 0x0000055A	LONG							RAM	<i>xconin</i> : This location contains eight pointers to the <b>BIOS Bconin()</b> functions for eight <b>BIOS</b> devices.
0x0000055E – 0x0000056A	LONG							RAM	<i>xcostat</i> : This location contains eight pointers to the <b>BIOS Bcostat()</b> functions for eight <b>BIOS</b> devices.
0x0000057E – 0x0000059A	LONG							RAM	<i>xconout</i> : This location contains eight pointers to the <b>BIOS Bconout()</b> functions for eight <b>BIOS</b> devices.
0x0000059E	WORD							RAM	<i>_longframe</i> : If this value is 0 then the processor uses short stack frames, otherwise it uses long stack frames. This value is of interest to applications which intercept TRAP handlers. When using short stack frames, the first parameter will be found at 6(sp), otherwise at 8(sp).
0x000005A0	LONG							RAM	<i>_p_cookies</i> : This is a pointer to the system Cookie Jar.
0x000005A4	LONG							RAM	<i>ramtop</i> : If <i>ramvalid</i> is correct, this is a pointer to the end of alternative RAM.
0x000005A8	LONG							RAM	<i>ramvalid</i> : This value should be \$1357BD13 to indicate that <i>ramtop</i> is correct.
0x000005AC	LONG							RAM	<i>bell_hook</i> : This vector is jumped through to sound the system bell.
0x000005B0	LONG							RAM	<i>kc_l_hook</i> : This vector is jumped through to sound system key clicks. The scancode of the current character is placed in the low byte of D0.
<b>System RAM / Expansion</b>									
0x000005B4 – 0x009FFFFFFF	BYTE							RAM/ ROM	This area contains whatever remaining ST compatible RAM is available. Additional space at this location is utilized by the operating system. Memory locations below 0x00E00000 on a machine other than the Mega STe or below 0x00A00000 on a Mega STe that are not part of this RAM may be utilized by hardware developers.
0x00A00000 – 0x00DEFFFFFF	BYTE							VME/ RAM	On a Mega STe, this area is mapped to VME A24:D16 address space, otherwise it may be mapped to additional ST compatible RAM or I/O space.  Falcon030 computers use this address space for RAM.

Location(s)	Size	ST	Mega	STe	Mega	TT030	Falcon030	Type	Meaning
-------------	------	----	------	-----	------	-------	-----------	------	---------

0x00DF0000 – 0x00DFFFFFF	BYTE							VME/ RAM	On a Mega STe, this area is mapped to VME A16:D16 address space, otherwise it may be mapped to additional ST compatible RAM or I/O space.  Falcon030 computers use this address space for RAM.
0x00E00000 – 0x00EFFFFFF	BYTE							ROM	Operating system ROM's as of TOS 1.06.

**IDE Controller**

0x00F00000	OW							I/O	Data Register
0x00F00004	OB							I/O	Error Register as follows:   <p>Bad Block Mark Uncorrectable Error ID Field Not Found</p> <p>Bit 7 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 0</p> <p>Command Aborted Track 0 Not Found DAM Not Found</p>
0x00F00006	N/A								Unused
0x00F00008	OB							I/O	Sector Count Register
0x00F0000A	N/A							I/O	Unused
0x00F0000C	OB							I/O	Sector Number Register
0x00F0000E	N/A							I/O	Unused
0x00F00010	OB							I/O	Cylinder Low Register (this register is written with the low eight bits of the ten bit cylinder number).
0x00F00012	N/A							I/O	Unused
0x00F00014	OB							I/O	Cylinder High Register (this register is written with the high two bits of the ten bit cylinder number).
0x00F00016	N/A							I/O	Unused
0x00F00018	OB							I/O	Drive Head Register as follows:   <p>Drive Select (0 = Master, 1 = Slave)</p> <p>Bit 7 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 0</p> <p>Head Number (0-15)</p>



## B.18 – Memory Map

Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T 0 3 0	F a i l c o n 0 3 0	Type	Meaning
0x00F0001A – 0x00F0001D	N/A							I/O	Unused
0x00F0001E	OB							I/O	Status Register (on read) as follows:  Command Register (on write). The IDE registers must be completely setup prior to writing the command byte here.
0x00F00020 – 0x00F00036	N/A							I/O	Unused
0x00F00038	OB							I/O	Alternate Status Register (on read) Alternate Command Register (on write)
0x00F00040 – 0x00F9FFFF	N/A							N/A	Unassigned
<b>ROM/Reserved Hardware Space</b>									
0x00FA0000 – 0x00FBFFFF	BYTE							ROM	Cartridge ROM
0x00FC0000 – 0x00FEFFFF	BYTE							ROM	On pre <b>TOS</b> 2.00 machines, this location marked the beginning of the operating system ROM's.
0x00FF0000 – 0x00FF7FFF	N/A							N/A	Unassigned

## Memory Management Unit/Falcon Processor Control – B.19

Location(s)	Size	ST	Mega	ST	Mega	T030	Falcon	030	030	030	Type	Meaning
-------------	------	----	------	----	------	------	--------	-----	-----	-----	------	---------



Memory Management Unit/Falcon Processor Control																						
0x00FF8000	OB										I/O	Memory Controller Configuration as follows:  <div style="display: flex; align-items: center; justify-content: center;"> <div style="text-align: center; margin-right: 20px;">                         Bit 3  <input type="checkbox"/> <input type="checkbox"/> </div> <div style="text-align: center; margin-right: 20px;">                         Bit 0  <input type="checkbox"/> <input type="checkbox"/> </div> <div style="text-align: center;"> <u>Settings</u>                          00 = 128k                          01 = 512k                          10 = 2M                          11 = Reserved                     </div> </div> <div style="margin-top: 10px;">                         Bank 0 —┐                          Bank 1 —┘                     </div>										
0x00FF8002 – 0x00FF8004	N/A										I/O	Unassigned										
0x00FF8006	BYTE										I/O	Connected Monitor Type as follows:  <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: left;"><u>Value</u></th> <th style="text-align: left;"><u>Monitor</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Atari Monochrome</td> </tr> <tr> <td>1</td> <td>Atari Color</td> </tr> <tr> <td>2</td> <td>VGA Color</td> </tr> <tr> <td>3</td> <td>Television</td> </tr> </tbody> </table>	<u>Value</u>	<u>Monitor</u>	0	Atari Monochrome	1	Atari Color	2	VGA Color	3	Television
<u>Value</u>	<u>Monitor</u>																					
0	Atari Monochrome																					
1	Atari Color																					
2	VGA Color																					
3	Television																					
0x00FF8007	BYTE										I/O	Falcon Processor Control as follows:  <div style="text-align: center; margin-left: 100px;">                         STe Bus Emulation                          (0 = On, 1 = Off)                     </div> <div style="margin-left: 100px; margin-top: 10px;">                         Bit 5 ┐  <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>                          Bit 0 ┘                     </div> <div style="margin-left: 100px; margin-top: 10px;">                         Blitter Speed                          (0 = 8MHz, 1 = 16MHz)                     </div> <div style="margin-left: 100px; margin-top: 10px;">                         68030 Speed                          (0 = 8MHz, 1 = 16MHz)                     </div>										
0x00FF8008 – 0x00FF81FF	N/A										I/O	Unassigned										

Video Registers												
0x00FF8200	OB										I/O	Video Base Address High
0x00FF8202	OB										I/O	Video Base Address Mid
0x00FF8204	OB										I/O	Video Address Counter High (R/O)
0x00FF8206	OB										I/O	Video Address Counter Mid (R/O)
0x00FF8208	OB										I/O	Video Address Counter Low (R/O)

## B.20 – Memory Map

Location(s)	Size	ST	Me- ga- ST	STe	Me- ga- STe	T 0 3 0	F a l c o n 0 3 0	Type	Meaning
0x00FF820A	BYTE							I/O	Video Shifter Sync Mode as follows:  <div style="text-align: center;">           Bit 7 <span style="float: right;">Bit 0</span>            □ □ □ □ □ □ □ □            1 = 60 Hz, 0 = 50 Hz            1 = External, 0 = Internal Sync         </div>
0x00FF820C	OB							I/O	Video Base Address Low
0x00FF820E	OB							I/O	Line Width Register (width of scanline in <b>WORDS</b> - 1). On a Falcon030, this is a <b>WORD</b> value.
0x00FF8210	WORD							I/O	Falcon030 Line Width Register (width of scanline in <b>WORDS</b> )
0x00FF8212 – 0x00FF823F	N/A							I/O	Unassigned
0x00FF8240	WORD							I/O	ST/e Compatible Palette Register #0: ST layout is as follows:  XXXX XRRR XGGG XBBB  STe layout is as follows:  XXXX RRRR GGGG BBBB  For compatibility, STe bit arrangement per nibble is 0-3-2-1. These registers are simulated for compatibility on newer model machines.
0x00FF8242	WORD							I/O	ST/e Compatible Palette Register #1
0x00FF8244	WORD							I/O	ST/e Compatible Palette Register #2
0x00FF8246	WORD							I/O	ST/e Compatible Palette Register #3
0x00FF8248	WORD							I/O	ST/e Compatible Palette Register #4
0x00FF824A	WORD							I/O	ST/e Compatible Palette Register #5
0x00FF824C	WORD							I/O	ST/e Compatible Palette Register #6
0x00FF824E	WORD							I/O	ST/e Compatible Palette Register #7
0x00FF8250	WORD							I/O	ST/e Compatible Palette Register #8
0x00FF8252	WORD							I/O	ST/e Compatible Palette Register #9
0x00FF8254	WORD							I/O	ST/e Compatible Palette Register #10
0x00FF8256	WORD							I/O	ST/e Compatible Palette Register #11
0x00FF8258	WORD							I/O	ST/e Compatible Palette Register #12
0x00FF825A	WORD							I/O	ST/e Compatible Palette Register #13

Location(s)	Size	ST	Mega	ST	Mega	TT030	Failcon030	Type	Meaning
-------------	------	----	------	----	------	-------	------------	------	---------

0x00FF825C	WORD							I/O	ST/e Compatible Palette Register #14												
0x00FF825E	WORD							I/O	ST/e Compatible Palette Register #15												
0x00FF8260	EB							I/O	ST Video Shifter Mode as follows:  00 = 320x200, 4 plane 01 = 640x200, 2 plane 10 = 640x400, 1 plane 11 = Reserved												
0x00FF8262	EB							I/O	TT030 Video Shifter Mode as follows:  000 = 320x200, 4 plane 001 = 640x200, 2 plane 010 = 640x400, 1 plane 100 = 640x480, 4 plane 110 = 1280x960, 1 plane 111 = 320x480, 8 plane ST Palette Bank												
0x00FF8264	OB							I/O	Horizontal Scroll Register												
0x00FF8266	WORD							I/O	SPSHIFT Control Register as follows: <table border="1"> <thead> <tr> <th>Bit</th> <th>Meaning When Set</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>Enable Bitplane Mode</td> </tr> <tr> <td>5</td> <td>Use External VSYNC</td> </tr> <tr> <td>6</td> <td>Use External HSYNC</td> </tr> <tr> <td>8</td> <td>Enable Truecolor Mode</td> </tr> <tr> <td>10</td> <td>Enable 2-Color Mode</td> </tr> </tbody> </table>	Bit	Meaning When Set	4	Enable Bitplane Mode	5	Use External VSYNC	6	Use External HSYNC	8	Enable Truecolor Mode	10	Enable 2-Color Mode
Bit	Meaning When Set																				
4	Enable Bitplane Mode																				
5	Use External VSYNC																				
6	Use External HSYNC																				
8	Enable Truecolor Mode																				
10	Enable 2-Color Mode																				
0x00FF8268 – 0x00FF827D	N/A								Unassigned												

## B.22 – Memory Map

Location(s)	Size	ST	Me	ST	Me	TT	FF	Type	Meaning
		T	g	e	g	0	F		
		S	a	S	a	3	a		
		T	S	T	T	0	l		
			T			3	c		
						0	o		
						3	n		
						0	0		
						3	3		
						0	0		
0x00FF827E	EB							I/O	STACY Display State as follows: <div style="text-align: center;">             Bit 7 <span style="float: right;">Bit 0</span>                1 = Backlight Off              1 = Display Off           </div>
0x00FF8280	WORD							I/O	Horizontal Hold Counter
0x00FF8282	WORD							I/O	Horizontal Hold Timer
0x00FF8284	WORD							I/O	Horizontal Border Begin
0x00FF8286	WORD							I/O	Horizontal Border End
0x00FF8288	WORD							I/O	Horizontal Display Begin
0x00FF828A	WORD							I/O	Horizontal Display End
0x00FF828C	WORD							I/O	HSS
0x00FF828E	WORD							I/O	HFS
0x00FF8290	WORD							I/O	HEE
0x00FF8292 – 0x00FF829F	N/A								Unassigned
0x00FF82A0	WORD							I/O	Vertical Frequency Counter
0x00FF82A2	WORD							I/O	Vertical Frequency Timer
0x00FF82A4	WORD							I/O	Vertical Border Begin
0x00FF82A6	WORD							I/O	Vertical Border End (in half lines)
0x00FF82A8	WORD							I/O	Vertical Display Begin
0x00FF82AA	WORD							I/O	Vertical Display End
0x00FF82AC	WORD							I/O	VSS
0x00FF82AE – 0x00FF82C1	N/A								Unassigned
0x00FF82C2	WORD							I/O	VCO - Video Control as follows: <div style="text-align: center;">             Bit 3 <span style="float: right;">Bit 0</span>                Quarter Pixel Width              Halve Pixel Width              Interlace Mode              Line Doubling           </div>

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	g	0	l		
		S	a	S	a	3	c		
		T	S	T	T	0	n		
			T	e	e	0	o		
						0	3		
						0	0		


0x00FF82C4 – 0x00FF83FF	N/A							I/O	Unassigned
0x00FF8400 – 0x00FF85FE	WORD							I/O	TT030 Palette Registers #0 – #255: Each palette register is a longword which is arranged as follows:  XXXX RRRR GGGG BBBB  Unlike the ST registers, each nibble is properly formatted in the manner 3–2–1–0.

**ACSI DMA and Floppy Disk Controller**

0x00FF8600 – 0x00FF8602	WORD							I/O	Reserved
0x00FF8604	WORD							I/O	DMA Sector Count (on write) DMA Data Register (on read)
0x00FF8606	WORD							I/O	DMA Status (on read) as follows:  <div style="text-align: right; margin-right: 100px;">                 Bit 2      Bit 0  <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> </div> <div style="margin-left: 100px;">                 Data Request Inactive —┐┐┐                  Block Count Zero —┐┐┐                  ERROR —┐┐┐             </div> DMA Mode Control (on write) as follows:  <div style="margin-left: 100px;">                 DMAOUT                  Destination Select (_DRQ)                  0 = Floppy, 1 = ACSI                  Select Block Count Register                  Bit 8      Bit 0  <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> </div> <div style="margin-left: 100px; margin-top: 20px;">                 Destination Select (_CS)                  0 = Floppy, 1 = ACSI                  A2 —┐┐┐                  A1 —┐┐┐             </div>
0x00FF8608	OB							I/O	DMA Pointer High
0x00FF860A	OB							I/O	DMA Pointer Mid
0x00FF860C	OB							I/O	DMA Pointer Low
0x00FF860E – 0x00FF86FF	N/A							I/O	Unassigned

## B.24 – Memory Map

Location(s)	Size	ST	Me	ST	Me	TT	Fail	Type	Meaning
			g	e	g	0	0		
			a	S	a	3	c		
			S	T	S	0	n		
			T		T	3	0		
						0	0		

SCSI DMA Control									
0x00FF8700	OB							I/O	SCSI DMA Pointer Upper
0x00FF8702	OB							I/O	SCSI DMA Pointer Upper-Middle
0x00FF8704	OB							I/O	SCSI DMA Pointer Lower-Middle
0x00FF8706	OB							I/O	SCSI DMA Pointer Lower
0x00FF8708	OB							I/O	Byte Count Upper
0x00FF870A	OB							I/O	Byte Count Upper-Middle
0x00FF870C	OB							I/O	Byte Count Lower-Middle
0x00FF870E	OB							I/O	Byte Count Lower
0x00FF8710	WORD							I/O	SCSI DMA Data Residue Register High
0x00FF8712	WORD							I/O	SCSI DMA Data Residue Register Low
0x00FF8714	OB							I/O	SCSI DMA Control Register as follows:  <div style="text-align: right; margin-right: 20px;">           Bus Error During DMA            (cleared when read)            Byte Count Zero            (cleared when read)            Bit 0         </div> 
0x00FF8716 – 0x00FF877F	N/A							I/O	Unassigned

SCSI Controller Registers									
0x00FF8780	OB							I/O	SCSI Controller Data Register
0x00FF8782	OB							I/O	SCSI Controller Initiator Command Register
0x00FF8784	OB							I/O	SCSI Controller Mode Register
0x00FF8786	OB							I/O	SCSI Controller Target Command Register
0x00FF8788	OB							I/O	SCSI Controller ID Select/Control Register
0x00FF878A	OB							I/O	SCSI Controller DMA Start/DMA Status
0x00FF878C	OB							I/O	SCSI Controller DMA Target Receive/Input Data
0x00FF878E	OB							I/O	SCSI Controller DMA Initiator Receive/Reset
0x00FF8790 – 0x00FF879F	N/A							I/O	Unassigned

## Programmable Sound Generator (YM-2149) – B.25

Location(s)	Size	S T	M e g a  S T	S T e	M e g a  S T e	T T 0 3 0	F a l c o n 0 3 0	Type	Meaning
-------------	------	--------	--------------------------------	-------------	-------------------------------------	-----------------------	---	------	---------

Programmable Sound Generator (YM-2149)																																									
0x00FF8800	EB							I/O	<p>PSG Read (Read only on I/O port B) / PSG Register Select (WO). Reading this location yields data from the parallel interface. Writing to bits 0–3 of this location selects a PSG register to address as follows:</p> <table style="margin-left: 40px;"> <thead> <tr> <th style="text-decoration: underline;">Value</th> <th style="text-decoration: underline;">Register</th> </tr> </thead> <tbody> <tr><td>0000</td><td>Channel A Fine Tune</td></tr> <tr><td>0001</td><td>Channel A Coarse Tune</td></tr> <tr><td>0010</td><td>Channel B Fine Tune</td></tr> <tr><td>0011</td><td>Channel B Coarse Tune</td></tr> <tr><td>0100</td><td>Channel C Fine Tune</td></tr> <tr><td>0101</td><td>Channel C Coarse Tune</td></tr> <tr><td>0110</td><td>Noise Generator Control</td></tr> <tr><td>0111</td><td>Mixer Control – I/O Enable</td></tr> <tr><td>1000</td><td>Channel A Amplitude</td></tr> <tr><td>1001</td><td>Channel B Amplitude</td></tr> <tr><td>1010</td><td>Channel C Amplitude</td></tr> <tr><td>1011</td><td>Envelope Period Fine Tune</td></tr> <tr><td>1100</td><td>Envelope Period Coarse Tune</td></tr> <tr><td>1110</td><td>I/O Port A Select (Write only)</td></tr> <tr><td>1111</td><td>I/O Port B Select</td></tr> </tbody> </table>	Value	Register	0000	Channel A Fine Tune	0001	Channel A Coarse Tune	0010	Channel B Fine Tune	0011	Channel B Coarse Tune	0100	Channel C Fine Tune	0101	Channel C Coarse Tune	0110	Noise Generator Control	0111	Mixer Control – I/O Enable	1000	Channel A Amplitude	1001	Channel B Amplitude	1010	Channel C Amplitude	1011	Envelope Period Fine Tune	1100	Envelope Period Coarse Tune	1110	I/O Port A Select (Write only)	1111	I/O Port B Select
Value	Register																																								
0000	Channel A Fine Tune																																								
0001	Channel A Coarse Tune																																								
0010	Channel B Fine Tune																																								
0011	Channel B Coarse Tune																																								
0100	Channel C Fine Tune																																								
0101	Channel C Coarse Tune																																								
0110	Noise Generator Control																																								
0111	Mixer Control – I/O Enable																																								
1000	Channel A Amplitude																																								
1001	Channel B Amplitude																																								
1010	Channel C Amplitude																																								
1011	Envelope Period Fine Tune																																								
1100	Envelope Period Coarse Tune																																								
1110	I/O Port A Select (Write only)																																								
1111	I/O Port B Select																																								
0x00FF8802	EB							I/O	<p>When I/O Port A is selected, this location contains the PSG Write Data (WO) register as follows:</p> <div style="text-align: center; margin: 10px 0;"> </div> <p>When I/O Port B is selected, this locations accesses the Parallel Port Data Register (WO).</p>																																
0x00FF8804 – 0x00FF88FF	N/A							I/O	Unassigned																																





## B.26 – Memory Map

Location(s)	Size	S T M e g a S T	M e g a S T e	M e g a S T e	T 0 3 0	F a l c o n 0 3 0	Type	Meaning
-------------	------	--------------------------------------	---------------------------------	---------------------------------	------------------	---	------	---------

DMA Sound System								
0x00FF8900	BYTE						I/O	Sound DMA Control as follows: <div style="text-align: center;">             Bit 7 <span style="margin-left: 150px;">Bit 0</span>  <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> </div> (Falcon030 Only) Timer A Int at Record End _____ Timer A Int at Playback End _____ MFP-15 Int at Record End _____ MFP-15 Int at Playback End _____
0x00FF8901	BYTE						I/O	Additional sound DMA control as follows: <div style="text-align: center;">             Bit 7 <span style="margin-left: 150px;">Bit 0</span>  <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> </div> 1 = Record Register Select _____ 0 = Playback Register Select _____ Repeat Record (Falcon Only) _____ Record Enable (Falcon Only) _____ Repeat Playback _____ Playback Enable _____
0x00FF8902	OB						I/O	Frame Base Address High
0x00FF8904	OB						I/O	Frame Base Address Mid
0x00FF8906	OB						I/O	Frame Base Address Low
0x00FF8908	OB						I/O	Frame Address Counter High
0x00FF890A	OB						I/O	Frame Address Counter Mid
0x00FF890C	OB						I/O	Frame Address Counter Low
0x00FF890E	OB						I/O	Frame End Address High
0x00FF8910	OB						I/O	Frame End Address Mid
0x00FF8912	OB						I/O	Frame End Address Low
0x00FF8914 – 0x00FF8919	N/A						I/O	Unassigned

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	a	0	l		
		S	a	S	S	3	c		
		T	T	T	T	0	n		
						3	0		
						0	3		
						0	0		

0x00FF8920	BYTE							I/O	<p>Sound mode control as follows:</p> <ul style="list-style-type: none"> <li>00 = Monitor Track 0</li> <li>01 = Monitor Track 1</li> <li>10 = Monitor Track 2</li> <li>11 = Monitor Track 3</li> </ul> 
------------	------	--	--	--	--	--	--	-----	---

0x00FF8921	BYTE							I/O	<p>Additional sound mode control as follows:</p> <ul style="list-style-type: none"> <li>00 = 8-bit Stereo</li> <li>01 = 16-bit Stereo (Falcon)</li> <li>10 = 8-bit Mono</li> </ul> 
------------	------	--	--	--	--	--	--	-----	--

MICROWIRE									
0x00FF8922	WORD							I/O	MICROWIRE Data Register
0x00FF8924	WORD							I/O	MICROWIRE Mask Register
0x00FF8926 – 0x00FF8929	N/A							I/O	Unassigned

## B.28 – Memory Map

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
			g		g	0	l		
			a		a	3	c		
			S		S	0	o		
			T		T	3	n		
						0	0		
						3	3		
						0	0		


Falcon30 DSP/DMA Controller									
0x00FF8930	WORD							I/O	<p>DMA Crossbar Output Select Controller as follows:</p> <p>(DSP Out)</p> <ul style="list-style-type: none"> <li>1 = Connect</li> <li>00 = 25.175 MHz Clock</li> <li>01 = External Clock</li> <li>10 = 32 MHz Clock</li> <li>0 = Handshake Enable</li> </ul> <p>Bit 7 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 0</p> <p>(DMA Out)</p> <ul style="list-style-type: none"> <li>0 = DMA In, 1 = All</li> <li>00 = 25.175MHz Clock</li> <li>01 = External Clock</li> <li>10 = 32 MHz Clock</li> <li>0 = Handshake Enable</li> </ul> <p>(ADC Input)</p> <ul style="list-style-type: none"> <li>0 = Internal Sync</li> <li>1 = External Sync</li> </ul> <p>Bit 12 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 8</p> <p>(External Input)</p> <ul style="list-style-type: none"> <li>00 = 25.175 MHz Clock</li> <li>01 = External Clock</li> <li>10 = 32 MHz Clock</li> <li>0 = Enable Handshake</li> </ul>

Location(s)	Size	ST	Me	ST	Me	TT030	Falcon030	Type	Meaning
-------------	------	----	----	----	----	-------	-----------	------	---------

0x00FF8932	WORD							I/O	<p>DMA Crossbar Input Select Controller as follows:</p> <p>(DSP In)          1 = Connect          00 = DMA Output          01 = DSP Output          10 = External Input          11 = ADC Input          0 = Handshake Enable</p> <p>Bit 7 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 0</p> <p>(DMA In)          0 = DSP Out, 1 = All          00 = DMA Output          01 = DSP Output          10 = External Input          11 = ADC Input          0 = Handshake Enable</p> <p>(DAC Output)          00 = DMA Output          01 = DSP Output          10 = External Input          11 = ADC Input</p> <p>Bit 12 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 8</p> <p>(External Output)          00 = DMA Output          01 = DSP Output          10 = External Input          11 = ADC Input          0 = Enable Handshake</p>
------------	------	--	--	--	--	--	--	-----	---


## B.30 – Memory Map

Location(s)	Size	ST	Me	ST	Me	TT030	Fail	Type	Meaning																																		
		T	g	e	g	0	0																																				
		S	a	S	a	3	0																																				
		T	S	T	T	0	3																																				
			T				0																																				
0x00FF8934	BYTE							I/O	Frequency Divider External Sync (0 = STe/TT030 Compatible Prescaler, 1-15 = Divide by 256 and then the value given)																																		
0x00FF8935	BYTE							I/O	Frequency Divider Internal Sync as follows: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Value</th> <th>Meaning</th> </tr> </thead> <tbody> <tr><td>0</td><td>STe Compatible Mode</td></tr> <tr><td>1</td><td>49170 Hz</td></tr> <tr><td>2</td><td>32780 Hz</td></tr> <tr><td>3</td><td>24585 Hz</td></tr> <tr><td>4</td><td>19668 Hz</td></tr> <tr><td>5</td><td>16390 Hz</td></tr> <tr><td>6</td><td>14049 Hz</td></tr> <tr><td>7</td><td>12292 Hz</td></tr> <tr><td>8</td><td>10927 Hz</td></tr> <tr><td>9</td><td>9834 Hz</td></tr> <tr><td>10</td><td>8940 Hz</td></tr> <tr><td>11</td><td>8195 Hz</td></tr> <tr><td>12</td><td>7565 Hz</td></tr> <tr><td>13</td><td>7024 Hz</td></tr> <tr><td>14</td><td>6556 Hz</td></tr> <tr><td>15</td><td>6146 Hz</td></tr> </tbody> </table>	Value	Meaning	0	STe Compatible Mode	1	49170 Hz	2	32780 Hz	3	24585 Hz	4	19668 Hz	5	16390 Hz	6	14049 Hz	7	12292 Hz	8	10927 Hz	9	9834 Hz	10	8940 Hz	11	8195 Hz	12	7565 Hz	13	7024 Hz	14	6556 Hz	15	6146 Hz
Value	Meaning																																										
0	STe Compatible Mode																																										
1	49170 Hz																																										
2	32780 Hz																																										
3	24585 Hz																																										
4	19668 Hz																																										
5	16390 Hz																																										
6	14049 Hz																																										
7	12292 Hz																																										
8	10927 Hz																																										
9	9834 Hz																																										
10	8940 Hz																																										
11	8195 Hz																																										
12	7565 Hz																																										
13	7024 Hz																																										
14	6556 Hz																																										
15	6146 Hz																																										
0x00FF8936	BYTE							I/O	Record Tracks Select as follows: <div style="margin-left: 20px;"> <p style="text-align: right;">Bit 1/0</p> <p>00 = Record 1 Track            01 = Record 2 Tracks            10 = Record 3 Tracks            11 = Record 4 Tracks</p> </div>																																		
0x00FF8937	BYTE							I/O	CODEC Input Source as follows: <div style="margin-left: 20px;"> <p style="text-align: right;">Bit 1/0</p> <p>Multiplexer            ADC/DAC</p> </div>																																		

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	a	0	l		
		S	a	S	T	3	c		
		T	S	T	e	0	o		
			T			0	n		
						3	0		
						0	0		
0x00FF8938	BYTE							I/O	CODEC ADC Input as follows:  <div style="text-align: right;">Bit 1/0</div> <div style="text-align: right;"> <input type="checkbox"/> <input type="checkbox"/> </div> <div style="text-align: right;">  </div> <div style="margin-left: 40px;">                     0 = Left Channel Mic                      1 = Left Channel PSG                       0 = Right Channel Mic                      1 = Right Channel PSG                 </div>
0x00FF8939	BYTE							I/O	Gain settings ( 0–15 per channel ) as follows:  <div style="text-align: center;">                     Bit 7 <span style="float: right;">Bit 0</span> </div> <div style="text-align: center;"> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> </div>
0x00FF893A	BYTE							I/O	Attenuation settings ( 0–15 per channel ) as follows:  <div style="text-align: center;">                     Bit 7 <span style="float: right;">Bit 0</span> </div> <div style="text-align: center;"> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> </div>
0x00FF8940	OB							I/O	GPIO Data direction as follows:  <div style="text-align: center;">                     Bit 2 <span style="float: right;">Bit 0</span> </div> <div style="text-align: center;"> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> </div> <div style="margin-left: 40px;">                     0 = Read                      1 = Write                 </div>
0x00FF8942	OB							I/O	GPIO Data (low three bits). Read or write by setting direction bits above.
0x00FF8944 – 0x00FF895F	N/A							I/O	Unassigned
<b>Real Time Clock ( 1 4 6 8 1 8 A )</b>									
0x00FF8960	OB							I/O	Real Time Clock Address Register
0x00FF8962	OB							I/O	Real Time Clock Data Register
0x00FF8964 – 0x00FF89FF	N/A							I/O	Unassigned

## B.32 – Memory Map

Location(s)	Size	ST	Mega	ST	Mega	TT030	Falcon030	Type	Meaning
-------------	------	----	------	----	------	-------	-----------	------	---------

BLITTER Bit-Block Transfer Processor									
0x00FF8A00 – 0x00FF8A1E	WORD							I/O	BLITTER Halftone RAM
0x00FF8A20	WORD							I/O	BLITTER Source X Increment
0x00FF8A22	WORD							I/O	BLITTER Source Y Increment
0x00FF8A24	WORD							I/O	BLITTER Source Address (bits 7–0 are bits 23–16 of address)
0x00FF8A26	WORD							I/O	BLITTER Source Address (bits 15–1 are bits 15–1 of address, bit 0 must be 0)
0x00FF8A28	WORD							I/O	BLITTER Endmask 1
0x00FF8A2A	WORD							I/O	BLITTER Endmask 2
0x00FF8A2C	WORD							I/O	BLITTER Endmask 3
0x00FF8A2E	WORD							I/O	BLITTER Destination X Increment
0x00FF8A30	WORD							I/O	BLITTER Destination Y Increment
0x00FF8A32	WORD							I/O	BLITTER Destination (bits 7–0 are bits 23–16 of address)
0x00FF8A34	WORD							I/O	BLITTER Destination (bits 15–1 are bits 15–1 of address, bit 0 must be 0)
0x00FF8A36	WORD							I/O	BLITTER X Count
0x00FF8A38	WORD							I/O	BLITTER Y Count
0x00FF8A3A	BYTE							I/O	BLITTER HOP
0x00FF8A3B	BYTE							I/O	BLITTER OP
0x00FF8A3C	BYTE							I/O	BLITTER Configuration as follows: 

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	g	0	l		
		S	a	S	a	3	c		
		T	S	T	T	0	o		
			T	e	e	3	0		
						0			

0x00FF8A3D	BYTE							I/O	BLITTER Configuration as follows: 
------------	------	--	--	--	--	--	--	-----	---------------------------------------

0x00FF8A3E– 0x00FF8BFF	N/A							I/O	Unassigned
---------------------------	-----	--	--	--	--	--	--	-----	------------

**SCC DMA Registers**

0x00FF8C00	OB							I/O	SCC DMA Pointer Upper
0x00FF8C02	OB							I/O	SCC DMA Pointer Upper-Middle
0x00FF8C04	OB							I/O	SCC DMA Pointer Lower-Middle
0x00FF8C06	OB							I/O	SCC DMA Pointer Lower
0x00FF8C08	OB							I/O	SCC Byte Count Upper
0x00FF8C0A	OB							I/O	SCC Byte Count Upper-Middle
0x00FF8C0C	OB							I/O	SCC Byte Count Lower-Middle
0x00FF8C0E	OB							I/O	SCC Byte Count Lower
0x00FF8C10	WORD							I/O	SCC Data Residue Register High (RO)
0x00FF8C12	WORD							I/O	SCC Data Residue Register Low (RO)
0x00FF8C14	OB							I/O	SCC DMA Control Register as follows: 

0x00FF8C16 – 0x00FF8C7E	N/A							I/O	Unassigned
----------------------------	-----	--	--	--	--	--	--	-----	------------



## B.34 – Memory Map

Location(s)	Size	S T	M e g a  S T	S T e	M e g a  S T e	T 0 3 0	F a i l c o n 0 3 0	Type	Meaning
-------------	------	--------	--------------------------------	-------------	-------------------------------------	------------------	--	------	---------

### SCC Ports (85C30)

0x00FF8C80	OB							I/O	SCC A Control
0x00FF8C82	OB							I/O	SCC A Data
0x00FF8C84	OB							I/O	SCC B Control
0x00FF8C86	OB							I/O	SCC B Data
0x00FF8C88 – 0x00FF8DFF	N/A							I/O	Unassigned

### System Control Unit

0x00FF8E00	OB							I/O	SCU System Interrupt Mask
0x00FF8E02	OB							I/O	SCU System Interrupt State (RO)
0x00FF8E04	OB							I/O	SCU System Interrupter: Set Bit #0 to generate VME interrupt IRQ1.
0x00FF8E06	OB							I/O	VME Interrupter: Set Bit #0 to generate VME interrupt IRQ3.
0x00FF8E08	OB							I/O	SCU General Purpose Register 1
0x00FF8E0A	OB							I/O	SCU General Purpose Register 2
0x00FF8E0C	OB							I/O	VME Interrupt Mask
0x00FF8E0E	OB							I/O	VME Interrupt State (RO)
0x00FF8E10 – 0x00FF8E1F	N/A								Unassigned

### Mega STe Cache/Processor Control

0x00FF8E20	OB							I/O	Mega STe Cache/Processor Control Register as follows:  <table border="0"> <thead> <tr> <th><u>Value</u></th> <th><u>Meaning</u></th> </tr> </thead> <tbody> <tr> <td>0xFF</td> <td>16 MHz w/Cache</td> </tr> <tr> <td>0xFE</td> <td>16 MHz</td> </tr> <tr> <td>0xF4</td> <td>8 MHz</td> </tr> </tbody> </table>	<u>Value</u>	<u>Meaning</u>	0xFF	16 MHz w/Cache	0xFE	16 MHz	0xF4	8 MHz
<u>Value</u>	<u>Meaning</u>																
0xFF	16 MHz w/Cache																
0xFE	16 MHz																
0xF4	8 MHz																
0x00FF8E22 – 0x00FF8EFF	N/A								Unassigned								

### Extended Joystick/Paddle/Light Gun Ports

0x00FF9200	WORD							I/O	Joystick Fire Button Matrix Register
0x00FF9202	WORD							I/O	Joystick Direction Matrix Register
0x00FF9204 – 0x00FF920F	N/A							I/O	Unassigned
0x00FF9210	WORD							I/O	Paddle 0 X Direction
0x00FF9212	WORD							I/O	Paddle 0 Y Direction
0x00FF9214	WORD							I/O	Paddle 1 X Direction
0x00FF9216	WORD							I/O	Paddle 1 Y Direction

Falcon030 VIDEL Palette Registers – B.35

Location(s)	Size	S T	M e g a  S T	S T e	M e g a  S T e	T T 0 3 0	F a l c o n 0 3 0	Type	Meaning
-------------	------	--------	--------------------------------	-------------	-------------------------------------	-----------------------	---	------	---------

0x00FF9218 – 0x00FF921F	N/A							I/O	Unassigned
0x00FF9220	WORD							I/O	Light Gun/Pen X Position
0x00FF9222	WORD							I/O	Light Gun/Pen Y Position
0x00FF9224 – 0x00FF97FF	N/A								Unassigned
<b>Falcon030 VIDEL Palette Registers</b>									
0x00FF9800 – 0x00FF9BFC	LONG							I/O	Falcon030 Palette Registers 0-255 as follows: RRRRRR-- GGGGGG-- ----- BBBB--
0x00FF9C00 – 0x00FFA1FF	N/A							I/O	Unassigned

## B.36 – Memory Map

Location(s)	Size	ST	Me	ST	Me	TT	TT	FF	Type	Meaning
-------------	------	----	----	----	----	----	----	----	------	---------

DSP Host Interface																																						
0x00FFA200	BYTE								I/O	<p>Interrupt Control Register (DSP X:\$FFE9) as follows:</p> <p><b>Bit #7</b> INIT – Setting this bit forces initialization of the host interface.</p> <p><b>Bits #6–5</b> DMA Mode Control as follows:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>%00</td> <td>Interrupt Mode (DMA Off)</td> </tr> <tr> <td>%01</td> <td>24-bit DMA Mode</td> </tr> <tr> <td>%10</td> <td>16-bit DMA Mode</td> </tr> <tr> <td>%11</td> <td>8-bit DMA Mode</td> </tr> </tbody> </table> <p><b>Bit #4–3</b> Host Flags 1 &amp; 0 respectively (HF1 &amp; HF0)</p> <p><b>Bit #2</b> Unused</p> <p><b>Bits #1–0</b> Data Transfer Mode as follows:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Meaning in Interrupt Mode</th> </tr> </thead> <tbody> <tr> <td>%00</td> <td>No Interrupts</td> </tr> <tr> <td>%01</td> <td>Enable Receiver Full Interrupts</td> </tr> <tr> <td>%10</td> <td>Enable Transmitter Empty Interrupts</td> </tr> <tr> <td>%11</td> <td>Enable Both Interrupts</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Meaning in DMA Mode</th> </tr> </thead> <tbody> <tr> <td>%00</td> <td>No DMA</td> </tr> <tr> <td>%01</td> <td>DSP to Host Request</td> </tr> <tr> <td>%10</td> <td>Host to DSP Request</td> </tr> </tbody> </table>	Value	Meaning	%00	Interrupt Mode (DMA Off)	%01	24-bit DMA Mode	%10	16-bit DMA Mode	%11	8-bit DMA Mode	Value	Meaning in Interrupt Mode	%00	No Interrupts	%01	Enable Receiver Full Interrupts	%10	Enable Transmitter Empty Interrupts	%11	Enable Both Interrupts	Value	Meaning in DMA Mode	%00	No DMA	%01	DSP to Host Request	%10	Host to DSP Request
Value	Meaning																																					
%00	Interrupt Mode (DMA Off)																																					
%01	24-bit DMA Mode																																					
%10	16-bit DMA Mode																																					
%11	8-bit DMA Mode																																					
Value	Meaning in Interrupt Mode																																					
%00	No Interrupts																																					
%01	Enable Receiver Full Interrupts																																					
%10	Enable Transmitter Empty Interrupts																																					
%11	Enable Both Interrupts																																					
Value	Meaning in DMA Mode																																					
%00	No DMA																																					
%01	DSP to Host Request																																					
%10	Host to DSP Request																																					

## ST Multi-Function Peripheral Port (68901) – B.37

Location(s)	Size	S	M	S	M	T	F	Type	Meaning
		T	e	T	e	0	3		
		S	g	S	g	0	0		
		T	a	T	a	3	0		
						0	0		
						3	0		

0x00FFA201	BYTE							I/O	Command Vector Register (DSP X:\$FFE9) as follows: <div style="text-align: center; margin-top: 10px;"> <p style="font-size: small; margin: 0;">Host Command Bit</p> <p style="font-size: small; margin: 0;">Bit 0</p> <p style="font-size: small; margin: 0;">Bit 7</p> <p style="font-size: small; margin: 0;">Host Vector (0-31)</p> </div>
0x00FFA202	BYTE							I/O	Interrupt Status Register (DSP X:\$FFE8) as follows:
0x00FFA203	BYTE							I/O	Interrupt Vector Register (This register contains the 680x0 exception vector used for DSP exceptions).
0x00FFA204	BYTE							I/O	Unused
0x00FFA205	BYTE							I/O	DSP <b>WORD</b> High (DSP X:\$FFEB)
0x00FFA206	BYTE							I/O	DSP <b>WORD</b> Middle (DSP X:\$FFEB)
0x00FFA207	BYTE							I/O	DSP <b>WORD</b> Low (DSP X:\$FFEB)
0x00FFA208 – 0x00FFF9FF	N/A							N/A	Undefined

### ST Multi-Function Peripheral Port (68901)

0x00FFFA00	OB							I/O	MFP-ST General Purpose Pins (Parallel port data register on Atari machines).
0x00FFFA02	OB							I/O	MFP-ST Active Edge Register as follows: <div style="text-align: center; margin-top: 10px;"> <p style="font-size: small; margin: 0;">Monochrome Monitor Detect</p> <p style="font-size: small; margin: 0;">RS-232 Ring Indicator</p> <p style="font-size: small; margin: 0;">FDC/HDC Interrupt</p> <p style="font-size: small; margin: 0;">Keyboard/MIDI Interrupt</p> <p style="font-size: small; margin: 0;">Bit 0</p> <p style="font-size: small; margin: 0;">Bit 7</p> <p style="font-size: small; margin: 0;">Unused</p> <p style="font-size: small; margin: 0;">RS-232 Clear To Send</p> <p style="font-size: small; margin: 0;">RS-232 Carrier Detect</p> <p style="font-size: small; margin: 0;">Centronics Busy</p> </div> <p style="font-size: small; margin-top: 10px;">On a Falcon030, the MFP is not actually used for serial communications.</p>
0x00FFFA04	OB							I/O	MFP-ST Data Direction Register. Each bit is individually programmed (0 = input, 1 = output).

## B.38 – Memory Map

Location(s)	Size	ST	Mega	STe	Mega	TT030	Falcon030	Type	Meaning
0x00FFFA06	OB							I/O	<p>MFP-ST Interrupt Enable Register A as follows:</p> <p>On a Falcon030, the MFP is not actually used for serial communications.</p>
0x00FFFA08	OB							I/O	<p>MFP-ST Interrupt Enable Register B as follows:</p>
0x00FFFA0A	OB							I/O	MFP-ST Interrupt Pending Register A (see mapping at 0x00FFFA06).
0x00FFFA0C	OB							I/O	MFP-ST Interrupt Pending Register B (see mapping at 0x00FFFA08).
0x00FFFA0E	OB							I/O	MFP-ST Interrupt In-Service Register A (see mapping at 0x00FFFA06).
0x00FFFA10	OB							I/O	MFP-ST Interrupt In-Service Register B (see mapping at 0x00FFFA08).
0x00FFFA12	OB							I/O	MFP-ST Interrupt Mask Register A (see mapping at 0x00FFFA06).
0x00FFFA14	OB							I/O	MFP-ST Interrupt Mask Register B (see mapping at 0x00FFFA08).

## ST Multi-Function Peripheral Port (68901) – B.39

Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T T 0 3 0	F a i c o n 0 3 0	Type	Meaning
-------------	------	--------	----------------------------	-------------	---------------------------------	-----------------------	---	------	---------

0x00FFFA16	OB							I/O	MFP-ST Vector Register. Bit 3 is set to 1 to indicate software End-of-Interrupt mode and 0 to indicate automatic End-of-Interrupt mode.
0x00FFFA18	OB							I/O	MFP-ST Timer A Control Register. Interpret bits 3-0 as follows:  <div style="margin-left: 20px;"> <b><u>Value</u></b>   <b><u>Meaning</u></b>            0000 Timer stop.            0001 Delay mode, divide by 4.            0010 Delay mode, divide by 10.            0011 Delay mode, divide by 16.            0100 Delay mode, divide by 50.            0101 Delay mode, divide by 64.            0110 Delay mode, divide by 100.            0111 Delay mode, divide by 200.            1000 Event count mode.            1xxx Pulse extension mode (as above).         </div>
0x00FFFA1A	OB							I/O	MFP-ST Timer B Control Register (see Timer A).
0x00FFFA1C	OB							I/O	MFP-ST Timer C & D Control Register. Interpret bits 6-4 for Timer C and bits 2-0 for Timer D as follows:  <div style="margin-left: 20px;"> <b><u>Value</u></b>   <b><u>Meaning</u></b>            000 Timer stop.            001 Delay mode, divide by 4.            010 Delay mode, divide by 10.            011 Delay mode, divide by 16.            100 Delay mode, divide by 50.            101 Delay mode, divide by 64.            110 Delay mode, divide by 100.            111 Delay mode, divide by 200.         </div>
0x00FFFA1E	OB							I/O	MFP-ST Timer A Data Register.
0x00FFFA20	OB							I/O	MFP-ST Timer B Data Register.
0x00FFFA22	OB							I/O	MFP-ST Timer C Data Register.
0x00FFFA24	OB							I/O	MFP-ST Timer D Data Register.
0x00FFFA26	OB							I/O	MFP-ST Sync Character Register.

## B.40 – Memory Map

Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T 0 3 0	F a i c o n o 3 0	Type	Meaning
0x00FFFA28	OB							I/O	<p>MFP-ST USART Control Register as follows:</p> <p>             Clock              (If set, divide by 16.)              00 = 8 bits              01 = 7 bits              10 = 6 bits              11 = 5 bits              Bit 7 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 0              00 = Synchronous              01 = 1 Stop, 1 Start              10 = 1 Stop, 1½ Start              11 = 1 Stop, 2 Start              Unused              If set, ignore parity.              1 = Even parity              0 = Odd parity         </p>
0x00FFFA2A	OB							I/O	<p>MFP-ST Receiver Status Register as follows:</p> <p>             Buffer Full              Overrun Error              Parity Error              Frame Error              Bit 7 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 0              Search/Break Detected              Match/Character in Progress              Synchronous Strip Enable              Receiver Enable Bit         </p>
0x00FFFA2C	OB							I/O	<p>MFP-ST Transmitter Status Register as follows:</p> <p>             Buffer Empty              Underrun Error              Auto Turnaround              End of Transmission              Bit 7 <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> Bit 0              Break              High Bit              Low Bit              Transmitter Enable         </p>

## 68881 Math Co-Processor in Peripheral Mode – B.41

Location(s)	Size	S	T	M	e	g	a	S	T	M	e	g	a	T	T	0	3	0	F	a	i	c	o	n	o	3	0	Type	Meaning
-------------	------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	------	---------

0x00FFFA2E	OB																											I/O	MFP-ST USART Data Register.
0x00FFFA30 – 0x00FFFA3F	N/A																											I/O	Unassigned

### 68881 Math Co-Processor in Peripheral Mode

0x00FFFA40	WORD																											I/O	FPCIR Status Register (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA42	WORD																											I/O	FPCTL Control Register (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA44	WORD																											I/O	FPSAV Save Register (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA46	WORD																											I/O	FPREST Restore Register (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA48	WORD																											I/O	FPOPR Operation Word Register (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA4A	WORD																											I/O	FPCMD Command Register (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA4C	WORD																											I/O	FPRES Reserved (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA4E	WORD																											I/O	FPCCR Condition Code Register (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA50	LONG																											I/O	FPOP Operand Register (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA54	WORD																											I/O	FPSLCT Register Select (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA56	WORD																											I/O	Reserved
0x00FFFA58	LONG																											I/O	FPIADR Instruction Address (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA5C	LONG																											I/O	FPOADR Operand Address (available as a Mega Bus card accessed in 68881 peripheral mode)
0x00FFFA54 – 0x00FFFA7F	N/A																											I/O	Unassigned

### TT030 Multi-Function Peripheral Port (68901)

0x00FFFA80	OB																											I/O	MFP-TT030 GPIIP (see 0x00FFFA00).
0x00FFFA82	OB																											I/O	MFP-TT030 AER (see 0x00FFFA02).
0x00FFFA84	OB																											I/O	MFP-TT030 DDR (see 0x00FFFA04).
0x00FFFA86	OB																											I/O	MFP-TT030 IERA (see 0x00FFFA06).
0x00FFFA88	OB																											I/O	MFP-TT030 IERB (see 0x00FFFA08).
0x00FFFA8A	OB																											I/O	MFP-TT030 IPRA (see 0x00FFFA0A).
0x00FFFA8C	OB																											I/O	MFP-TT030 IPRB (see 0x00FFFA0C).



## B.42 – Memory Map


Location(s)	Size	S T	M e g a S T	S T e	M e g a S T e	T T 0 3 0	F a i l c o n 0 3 0	Type	Meaning
-------------	------	--------	----------------------------	-------------	---------------------------------	-----------------------	--	------	---------

0x00FFFA8E	<b>OB</b>							I/O	MFP-TT030 ISRA (see 0x00FFFA0E).
0x00FFFA90	<b>OB</b>							I/O	MFP-TT030 ISRB (see 0x00FFFA10).
0x00FFFA92	<b>OB</b>							I/O	MFP-TT030 IMRA (see 0x00FFFA12).
0x00FFFA94	<b>OB</b>							I/O	MFP-TT030 IMRB (see 0x00FFFA14).
0x00FFFA96	<b>OB</b>							I/O	MFP-TT030 VR (see 0x00FFFA16).
0x00FFFA98	<b>OB</b>							I/O	MFP-TT030 TACR (see 0x00FFFA18).
0x00FFFA9A	<b>OB</b>							I/O	MFP-TT030 TBCR (see 0x00FFFA1A).
0x00FFFA9C	<b>OB</b>							I/O	MFP-TT030 TCDCR (see 0x00FFFA1C).
0x00FFFA9E	<b>OB</b>							I/O	MFP-TT030 TADR (see 0x00FFFA1E).
0x00FFFAA0	<b>OB</b>							I/O	MFP-TT030 TBDR (see 0x00FFFA20).
0x00FFFAA2	<b>OB</b>							I/O	MFP-TT030 TCDR (see 0x00FFFA22).
0x00FFFAA4	<b>OB</b>							I/O	MFP-TT030 TDDR (see 0x00FFFA24).
0x00FFFAA6	<b>OB</b>							I/O	MFP-TT030 SCR (see 0x00FFFA26).
0x00FFFAA8	<b>OB</b>							I/O	MFP-TT030 UCR (see 0x00FFFA28).
0x00FFFAAA	<b>OB</b>							I/O	MFP-TT030 RSR (see 0x00FFFA2A).
0x00FFFAAC	<b>OB</b>							I/O	MFP-TT030 TSR (see 0x00FFFA2C).
0x00FFFAAE	<b>OB</b>							I/O	MFP-TT030 UDR (see 0x00FFFA2E).
0x00FFFAB0– 0x00FFFBFF	<b>N/A</b>							I/O	Undefined

Location(s)	Size	ST	Me	ST	Me	TT	Fa	Type	Meaning
		T	g	e	a	0	l		
			a			3	c		
			S			0	n		
			T			0	o		
						3	0		
						0			

Keyboard ACIA (6850)																																															
0x00FFFC00	EB							I/O	<p>Keyboard ACIA Control (when written) as follows:</p> <p><b>Bit #7</b> Enables receive interrupts</p> <p><b>Bits #6-5</b> Configures transmitter interrupts as follows:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>%00</td> <td>RTS low, Disable Interrupts</td> </tr> <tr> <td>%01</td> <td>RTS low, Enable Interrupts</td> </tr> <tr> <td>%10</td> <td>RTS high, Disable Interrupts</td> </tr> <tr> <td>%11</td> <td>RTS low, Disable Interrupts Send a break on Interrupt</td> </tr> </tbody> </table> <p><b>Bits #4-2</b> Configure Port Settings as follows:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Data Bits-Parity-Stop Bits</th> </tr> </thead> <tbody> <tr> <td>%000</td> <td>7-E-2</td> </tr> <tr> <td>%001</td> <td>7-O-2</td> </tr> <tr> <td>%010</td> <td>7-E-1</td> </tr> <tr> <td>%011</td> <td>7-O-1</td> </tr> <tr> <td>%100</td> <td>8-N-2</td> </tr> <tr> <td>%101</td> <td>8-N-1</td> </tr> <tr> <td>%110</td> <td>8-E-1</td> </tr> <tr> <td>%111</td> <td>8-O-1</td> </tr> </tbody> </table> <p><b>Bits #1-0</b> Set Clock Divisor as follows:</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>%00</td> <td>Normal</td> </tr> <tr> <td>%01</td> <td>Divide by 16</td> </tr> <tr> <td>%10</td> <td>Divide by 256</td> </tr> <tr> <td>%11</td> <td>Master Reset</td> </tr> </tbody> </table>	Value	Meaning	%00	RTS low, Disable Interrupts	%01	RTS low, Enable Interrupts	%10	RTS high, Disable Interrupts	%11	RTS low, Disable Interrupts Send a break on Interrupt	Value	Data Bits-Parity-Stop Bits	%000	7-E-2	%001	7-O-2	%010	7-E-1	%011	7-O-1	%100	8-N-2	%101	8-N-1	%110	8-E-1	%111	8-O-1	Value	Meaning	%00	Normal	%01	Divide by 16	%10	Divide by 256	%11	Master Reset
Value	Meaning																																														
%00	RTS low, Disable Interrupts																																														
%01	RTS low, Enable Interrupts																																														
%10	RTS high, Disable Interrupts																																														
%11	RTS low, Disable Interrupts Send a break on Interrupt																																														
Value	Data Bits-Parity-Stop Bits																																														
%000	7-E-2																																														
%001	7-O-2																																														
%010	7-E-1																																														
%011	7-O-1																																														
%100	8-N-2																																														
%101	8-N-1																																														
%110	8-E-1																																														
%111	8-O-1																																														
Value	Meaning																																														
%00	Normal																																														
%01	Divide by 16																																														
%10	Divide by 256																																														
%11	Master Reset																																														


## B.44 – Memory Map

Location(s)	Size	S	M	S	M	T	F	Type	Meaning																		
		T	e	T	e	0	3																				
		S	M	S	M	T	F																				
		T	e	T	e	0	3																				
		S	M	S	M	T	F																				
		T	e	T	e	0	3																				
		S	M	S	M	T	F																				
		T	e	T	e	0	3																				
									Keyboard ACIA Control (when read) as follows: 																		
0x00FFFC02	EB							I/O	Keyboard ACIA Data																		
<b>MIDI ACIA ( 6 8 5 0 )</b>																											
0x00FFFC04	EB							I/O	MIDI ACIA Control (see keyboard ACIA control register for details)																		
0x00FFFC06	EB							I/O	MIDI ACIA Data																		
<b>Mega S T Real Time Clock ( R P 5 C 1 5 )</b>																											
0x00FFFC20	OB							I/O	Bank 0: Seconds-Ones (0–9) Bank 1: Clock output frequency as follows: <table border="1" data-bbox="752 1102 987 1380"> <thead> <tr> <th>Value</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Open-Collector "CLKOUT"</td> </tr> <tr> <td>1</td> <td>16384 Hz</td> </tr> <tr> <td>2</td> <td>1024 Hz</td> </tr> <tr> <td>3</td> <td>128 Hz</td> </tr> <tr> <td>4</td> <td>16 Hz</td> </tr> <tr> <td>5</td> <td>1 Hz</td> </tr> <tr> <td>6</td> <td>1/60 Hz</td> </tr> <tr> <td>7</td> <td>Open-Collector "CLKOUT"</td> </tr> </tbody> </table>	Value	Meaning	0	Open-Collector "CLKOUT"	1	16384 Hz	2	1024 Hz	3	128 Hz	4	16 Hz	5	1 Hz	6	1/60 Hz	7	Open-Collector "CLKOUT"
Value	Meaning																										
0	Open-Collector "CLKOUT"																										
1	16384 Hz																										
2	1024 Hz																										
3	128 Hz																										
4	16 Hz																										
5	1 Hz																										
6	1/60 Hz																										
7	Open-Collector "CLKOUT"																										
0x00FFFC22	OB							I/O	Bank 0: Seconds-Tens (0–5) Bank 1: Setting bit #0 will reset the seconds register to the 0 and, if the seconds register is currently between 30–59, increment the minutes register.																		
0x00FFFC24	OB							I/O	Bank 0: Minutes-Ones (0–9) Bank 1: Alarm Minutes-Ones (0–9)																		

## Mega ST Real Time Clock (RP5C15) – B.45

Location(s)	Size	S T	M e g a  S T	S T e	M e g a  S T e	T T 0 3 0	F a l c o n 0 3 0	Type	Meaning
0x00FFFC26	OB							I/O	Bank 0: Minutes-Tens (0-5) Bank 1: Alarm Minutes-Tens (0-5)
0x00FFFC28	OB							I/O	Bank 0: Hour-Ones (0-9) Bank 1: Alarm Hour-Ones (0-9)
0x00FFFC2A	OB							I/O	Bank 0: Hour-Tens (0-2), in 24 hour mode, otherwise (0-1) in 12 hour mode with Bit 1 being set for PM, cleared for AM. Bank 1: Alarm Hour-Tens (as in bank 0)
0x00FFFC2C	OB							I/O	Bank 0: Day of Week (0-6), 0 = Sunday Bank 1: Alarm Day of Week (0-6), 0 = Sunday
0x00FFFC2E	OB							I/O	Bank 0: Date-Ones (0-9) Bank 1: Alarm Date-Ones (0-9)
0x00FFFC30	OB							I/O	Bank 0: Date-Tens (0-3) Bank 1: Alarm Date-Tens (0-3)
0x00FFFC32	OB							I/O	Bank 0: Month-Ones (0-9) Bank 1: Not Used
0x00FFFC34	OB							I/O	Bank 0: Month-Tens (0-1) Bank 1: If Bit #1 is set then clock is in 24 hour mode, otherwise, it is in 12 hour mode.
0x00FFFC36	OB							I/O	Bank 0: Year-Ones (0-9). The value for Year represents the ( Year - 1980 ). Bank 1: Leap Year Register (0-3), 0 = Leap Year
0x00FFFC38	OB							I/O	Bank 0: Year-Tens (0-9) Bank 1: Not Used
0x00FFFC3A	OB							I/O	Mode Register as follows:  <div style="text-align: center;"> <pre>           0 = Clock Stop           0 = Alarm off           Bit 0           ┌───┴───┐           │         │           │         │           │         │           └───┬───┘           0   1   2   3           ┌───┴───┐           │         │           │         │           │         │           └───┬───┘           Bank Select             </pre> </div>
0x00FFFC3C	OB							I/O	Test Register (lower nibble must equal zero to show confirm proper functioning)

## B.46 – Memory Map

Location(s)	Size	ST	Me ga ST	STe	Me ga STe	TT 03 0	Fa lco n0 30	Type	Meaning
0x00FFFC3E	OB							I/O	Reset Register as follows:  
0x00FFFC40– 0x00FFFFFF	N/A							I/O	Undefined
<b>Expansion Area</b>									
0x01000000 – 0x01FFFFFF	N/A							RAM	TT030 Fast Ram (Unsuitable for direct DMA and Video Shifter transfers)
0x02000000 – 0xFDFFFFFF	N/A							RSVD	Reserved
0xFE000000 – 0xFEFFFFFF	N/A							VME	VME A24:D16 Addressable Area
0xFEFF0000 – 0xFEFFFFFF	N/A							VME	VME A16:D16 Addressable Area
<b>Shadow Image</b>									
0xFF000000 – 0xFFFFFFFF	N/A							Image	This area is a 'shadow' image of 0x00000000 – 0x00FFFFFF to remain compatible with the ST.